Abstract : As the CMOS technology scales down, the coupling capacitance between adjacent wires plays dominant part in wire load and interference becomes a serious problem for VLSI design. In this paper, we focus on delay increase caused by adjacent lines. This increase in delay due to coupling can have a dramatic impact on IC performance for deep submicron technologies. We propose an analytical expression to compute the delay in the presence of coupling that takes explicitly into account interconnect resistance and capacitance, driver resistance and relative driver strengths.
I. Introduction
With the scaling down of technology and increased chip sizes, the cross-sectional area of wires has been scaled down while the interconnect length has increased. In present and future VLSI, inter-wire coupling capacitance becomes dominant. The main reason for this trend is the increased ratio between the lateral and the vertical capacitance of the interconnect line and the decreasing pitch between interconnects. This is due to the relative increase in the metal thickness with respect to the spacing between lines in order to keep the resistance low. As a result of this increase, the interference between adjacent wires becomes a serious problem. There is a clear need for efficient, accurate analysis of crosstalk [l, 2,3], including its impact on timing [4, 5,6].
In timing analysis, the worst-case delay of gates along a critical path must include the effect of coupled interconnects. These coupled wires can be at a constant potential, or can switch with the same or opposite transition. All these cases greatly affect the delay of an isolated wire. In this paper we propose a simple analytical equation to accurately calculate the delay increase of coupled lines with respect to an isolated line, that takes into account not only all the electrical parameters describing the line, but also the effect of different driver strengths. We will first examine the case where the coupled lines are in Vcc or ground potential.
A common practice, when the center wire switches alone and adjacent lines are quiet, is to replace the capacitance connected to ground Cline by CLO+Cl2, or ClO+2Cl2 in the case of two adjacent lines , Cline being the total capacitive load of a single isolated line including area and fringing capacitances,Clo the physical capacitance of the center line, between the wire and the ground and CI2 being the coupling capacitance. The result is that this model tends to over-or underestimate the delay value and does not take into account the possible variable strengths of the drivers driving the coupled lines, 539 which brings an additional level of complexity to the delay estimation when coupling exists.
This paper is organized as follows. Section 2 introduces the model of coupling used. Section 3 presents the analytical equation that is used to calculate the increased delay, and its validation by comparison between calculated and HSPICE simulated values. The evolution of new technologies is also discussed. Section 4 concerns the three-coupled lines cases, and section 5 is the conclusion and future work.
Coupling modeling
The objective is to choose the simplest model which gives more or less the same results as the electrical simulations. We first consider two coupled lines. The switch-resistor model has the advantage in that the coupling with the interconnect can be easily modeled by including the effective driver resistance in the delay To respect the asymptotic values, we can write a as : 
INV.
The main goal in solving the equivalent circuit, Fig. 1 , is to derive expressions for the a factor, by which the CI2 should be multiplied as hnctions of the other known parameters ( Rinvl, Rinv2, Clo, C12) where Rinvl and Rind are the equivalent resistance of the transistor they replace. The delays are greatly affected by the relative strengths of driving gates. Estimating the driver resistance accurately is a crucial task for the success of this model. The greatest difficulty lies in calculating a single linear resistor which captures the switching behavior of the CMOS gates. We use a method with a precharacterization step for the gate pair. This gate is not equivalent to a fixed resistance during the commutation [ 10 3. The discharge (or charge) of a capacitance through a resistance is different fiom the gate response. By comparison of the output waveforms, the switching transistor has to be defined as a variable resistance . This should only be done once.
We get a reference driver resistance from this precharacterization step ailer which all the resistance values can be estimated using the width and the output voltage (Vout ) of the corresponding transistor. For the foundry 0.25 pm technology we used, we obtain for the N transistor:
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RN =
W" (P) and for the P transistor :
w, ( P ) These expressions give a resistance value in ohms, when Vout is expressed in Volt and the width of the transistor in microns. The driver resistance RINv is calculated for Vout-Vcc, when the output is at high level, Vout=VCc/2 in case of transition, and V o u H , when the output is at low level.
Analytical expression for twecoupled lines
We take the example of a typical deep submicronic interconnect geometry : width, W=0.6pm, thickness, T=0.8pm, the interconnection is between two very dense metal layers, oxide height, H4.8 pm, so that perfect metallic walls are taken into account on both sides of the wire. The different capacitance values are given in Table 1 , for different space S between adjacent wires. The propagation delays T i w h~ and T,,,l,d (see Fig. 2 ) defined as the delay at the half swing voltage at the output of the line with respect to the half swing voltage at the input o f the gate, are obtained by HSPICE electrical simulations with a 0.25 pm process, with level 49 foundry specified card model, the interconnection being modeled first by a single capacitance. It is then possible to calculate a :
and the corresponding simulated value of F : 
Tblated
.
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With respect to the different parameters, we will determine the variation of the F parameter. We have a low-high transition for the line 1, and the second one is at a ground potential, so the input of INV2 is at the power supply, Vcc. We first examine the variation of Fsim. versus Rm2, for two different values of R m l , and for S = 0.4 and 0.6 pm respectively. Rm2 equal to RN is calculated fkom eq. 3 with Vout = 0, and Rml equal to Rp, with eq. 4 with Vout = V 4 2 . The buffer sizing variation is calculated to have a loading factor in the range 2 to 15. To model the interconnection by a single capacitance, we take a length of 2" . The results are plotted in Fig. 3 .
When RN increases, Fsi,,,. increases and when Rp increases, Fsh. decreases, the variation with S, corresponding to different values for Clo and Clz is low . Fig. 4 gives the variation versus RmI, for two different values of R m z , with S = 0.4 and 0.6 pm respectively. We have also studied the same variation for different transistor size configurations : Wp / WN. For all these simulations, we have two important parameters Rml and Rmz with an opposite variation, so that we can take the ratio Rmz / RWl as a metric, and fi-om the corresponding variation of Fsim determine the law to calculate Fsh. (Fig. 5)   Fil 
Validation
We can now compare the simulated ratio Tcoupled / Tisolated with the calculated one :
for different configurations, and the corresponding discrepancy. We give here only a part of these exhaustive comparisons. The results are summarized in Table 2 . 
HL transition
We can see the very good agreement between calculated and simulated values. For all k e s , the discrepancy is always lower than +-4%. Fig. 6 gives the variation with the distance between wires. The drivers are the same : W, = 11.5pm and W, = 23 pm leading to R m l = 295 ohms, Rm2 = 174 ohms. We have an LH transition on line I and line 2 is at ground potential. Fig. 7 shows the variation versus the length of the interconnection for different transition, different ratio of configuration for the drivers, and different fixed potential for the adjacent line. From all these simulations, it is also possible to derive an analytical expression for the increased delay :
For a long line, the equivalent capacitance of the inverter load can be neglected. Table 3 gives some comparisons between simulated and calculated ratio Tcoupled /Tisolated for different configurations. a' 0.5 tWhen the interconnections are modeled with a distributed RC model, we can also calculate the increased delay with the same accuracy using the proposed analytical expression. For long lines, whatever the length, the ratio Tcoupld/Tisolated vary only between 1.44 and 1.34 depending on the transition and the potential of the coupled line. Comparison between simulated and calculated values has always shown a discrepancy lower than +-4%. To reduce this increase in delay, it is necessary to increase the space between wires, as shown in Fig. 9 where we have compared simulated and calculated values for an LH transistion on line 1 and line 2 at ground, with W~3 0 g m and Wp=60gm for the drivers.
Evolution with new technologies
Performance requirements are pushing the introduction of new materials for low resistance interconnect. The semiconductor industry is moving towards mainstream adoption of copper and low-k dielectric for on-chip interconnects in very deep submicron processes.
For increased delay, due to a coupled line, we have proposed eq.9, which models with good accuracy this increase. The ratio of capacitances is unvarying with the dielectric modification. If we write F = 0.25 In x + 0.65, we have :
Numerical application for different lengths shows that this ratio becomes only a little smaller, So, we can say that the evolution towards new technologies does not change the increase delay due to a coupled line. Only Tisolated is really modified, but not the ratio.
IV. Analytical expression for three-coupled lines
We can extend the model used for two lines, for a three-coupled lines configuration, Fig. 10 
Validation for short lines
We first take the example of 2mm lines, with S=0.4pm between lines. The driver of the center line has W e 1 1 Spm and Wp=23pm, which gives a delay of 6 5 . 2~s for an LH transition on line 1. Lines 2 and 3 are at ground potential. The results obtained for different driver configurations for lines 2 and 3, with Wp=2WN are given in Table 4 .
Validation for long lines
We now consider 5mm lines, with S = 0.4pm. In the first example, we take an LH transition on line 1, and different buffer sizing, with Wp = 2wN for the adjacent lines at ground potential. The configurations are given in Fig. 1 1 and corresponding results on Table 5 . In the second example, we take an HL transition on line 1. An adjacent line is at ground potential and the second one at power supply. Driver configurations are WN equal Wp. The configurations are given in Fig. 12 and corresponding results are on Table 6 . We have the same good accuracy, for two adjacent lines, which is often the case in bus structures. i>---i T
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V. Conclusion and future work
In deep submicron integrated circuit design, capacitive coupling between neighboring interconnect lines increases, and affects the delay values. In this paper the accuracy and applicability of a simple analytical expression for calculating the increased delay was shown, for one and two adjacent lines, being of a constant logic value. The equation takes explicitly into account interconnect resistance and capacitance, driver resistance and relative driver strengths. Future work will be based on incorporating the simultaneous switching inputs.
